

1/7




FIG. 1




FIG. 2




FIG. 3




FIG. 4

500

MAG	MAG0	MAG1	MAG2	MAG3	MAG4	MAG5	MAG6	MAG7
CCR0	Command							
CCR1	Data							
CCR2		Command						
CCR3		Data						
CCR4			Command					
CCR5			Data					
CCR6				Command				
CCR7				Data				
CCR8					Command			
CCR9					Data			
CCR10						Command		
CCR11						Data		
CCR12							Command	
CCR13							Data	
CCR14								Command
CCR15								Data

FIG. 5

6/7

600

MAG




FIG. 6

800

802

15	14	13	12	11	10	9	8-0	
0	0	X	X	X	X	X	X	Read Immediate
1	0	X	X	X	X	X	X	Write Immediate
0	1	0	X	X	X	X	X	Read Indirect
0	1	1	X	X	X	X	X	Write Indirect
1	1	0	1	X	X	X	X	Write Increment Registers
1	1	0	0	0	X	X	X	Set Data Path
1	1	0	0	1	0	0	X	Set Read Operation Complete
1	1	1	0	0	X	X	X	Write Memory Pointer Register
1	1	1	0	1	X	X	X	Write Base Offset
1	1	1	1	0	X	X	X	Write Mask Register
1	1	1	1	1	X	X	X	Write First Use Register

FIG. 8



700 →

MCH Command	Description
Write Mask	Used in address calculations to create circular buffer addressing
Set Data Path DV Bits	Determines the target PE(s) for the read data
Read Immediate	Reads RAM from a specified address
Write Immediate	Writes RAM from the Data CCR to a specified RAM address
Write MPR	An initial offset value to be used in address calculations
Write Increment Register	Provides X and Y increment values for one or 2D addressing
Write Base Offset Register	Sets the Base Offset Register used in addressing
Read Indirect N Words	Reads N words into the Data CCR using the MAG Memory Pointer
Write Indirect N Words	Writes N words from the Data CCR using the MAG Memory Pointer
Read OP Complete	Used to signal the MCH control PE that a block transfer is complete
Infinite Indirect Operation	Set infinite indirect MCH operation

FIG. 7